

09606252 062600
Attorney Docket No.: 15114-047930

Altera No.: A293-D1

PATENT APPLICATION

HIGH VOLTAGE MOS DEVICES WITH HIGH GATED-DIODE BREAKDOWN VOLTAGE AND PUNCH-THROUGH VOLTAGE

Inventors:

Raminda U. Madurawe
A Citizen of Sri Lanka,
882 Louise Drive
Sunnyvale, California 94087

David K.Y. Liu
A Citizen of the United States of America,
470 Tumbleweed Court
Fremont, California 94539

Assignee:

ALTERA CORPORATION
101 Innovation Drive
San Jose, California 95134
A Delaware corporation

Status:

Large Entity

TOWNSEND AND TOWNSEND AND CREW LLP
Two Embarcadero Center, 8th Floor
San Francisco, California 94111-3834
(650) 326-2400

5

HIGH VOLTAGE MOS DEVICES WITH HIGH GATED-DIODE
BREAKDOWN VOLTAGE AND PUNCH-THROUGH VOLTAGE*Al > 927*

This application claims the benefit of Provisional Patent Application Serial Number 60/024,927, filed August 30, 1996, and Provisional Patent Application Serial Number 60/025,843 filed September 6, 1996, *all* of which are incorporated herein by reference for all purposes.

15

BACKGROUND OF THE INVENTION

The present invention relates to integrated circuits, and more particularly to high voltage CMOS transistors.

A general trend in CMOS logic is to provide smaller transistors with minimum feature sizes and lower power supply voltages. This scaling of CMOS transistors allows for the incorporation of more devices onto the same area of silicon. It also allows for lower power operations and greater reliability because the electric field is reduced. As the power supply voltage is scaled down, peripheral requirements of the transistors such as field isolation, junction breakdown voltages, and punch-through voltages are also reduced.

However, some CMOS technologies, particularly those involving nonvolatile memory such as EEPROM, EPROM, Flash, antifuse technologies, and the like, require the use of high voltages internally. For example, some programmable logic devices (PLDs) include nonvolatile memories that use high voltages for programming and erasing the memories. Altera Corporation in San Jose, California produces some exemplary PLDs with this characteristic.

Typically, these devices use high voltages ranging from about 9 volts to about 16 volts. These high voltages are used for programming and erasing the programmable memory cells. High voltages may also be used to improve the performance of the speed path of the integrated circuit. The

high voltage requirements of these technologies do not scale as easily as their counterparts in logic CMOS technology. For example, some of these technologies use the same 9 to 16 volt range of high voltage to program and erase memory cells, even if the supply voltage is scaled down. Therefore, the requirements for high junction breakdown voltages, high transistor punch-through voltages, and high field isolation voltages continue to exist even when the transistor feature sizes are reduced.

In mixed-mode applications logic CMOS devices are integrated with nonvolatile CMOS memory devices. In these applications, simultaneous high voltage and low voltage requirements exist. These simultaneous requirements are often contradictory. For example, high voltage transistors with high junction breakdown characteristics and high punch-through characteristics are needed to pass the high voltage. At the same time, in order to efficiently pass the high voltage from source and drain, without significant voltage drop, the transistor should have low channel doping to minimize the so-called body effect. In previous generations of technology using looser design rules, these contradictory high voltage requirements were met using long channel length transistors. However, as the technology is scaled down to $0.35 \mu\text{m}$ effective channel length (L_{eff}) and beyond, the cost and difficulty of integrating these high voltage transistors is increased.

As can be seen, there is a need for high voltage tolerant transistors and devices, especially for use in integrated circuits where high voltages are used internally.

30 SUMMARY OF THE INVENTION

It is desirable to provide a technique for obtaining a set of minimum channel length transistors in a CMOS technology for both high and low voltage use. The native high voltage transistors in the set should preferably maintain high punch-through characteristics. Preferably, the transistors in the set will have the same minimum channel length. Designing all the transistors in the set to the same minimum channel length allows the design rules to be simpler, provides

matching devices, simplifies the modeling of the transistors, and allows layout in a smaller area than long channel devices. It is desirable that such technologies be useful for $0.35 \mu\text{m}$ effective channel length process technology and beyond.

5 Further, the techniques to obtain these devices are preferably implemented without using any additional masks.

Consequently, the present invention provides an improved transistor for an integrated circuit. The transistor comprises source and drain regions in a substrate defining a 10 channel region between them. The source and drain regions are separated by a channel length. A plurality of pocket implants, also known as "halo implants," extend into the channel region between the source region and the drain region to cause a reverse short channel effect for the transistor.

15 The present invention also provides a method of fabricating an integrated circuit comprising the steps of depositing a field implant, depositing a well implant, and depositing an enhancement implant, wherein the steps of depositing a field implant, depositing a well implant, and 20 depositing an enhancement implant are done using a single mask.

A further understanding of the nature and advantages of the inventions herein may be realized by reference to the remaining portions of the specification and the attached 25 drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1A shows a cross-section of a low voltage NMOS transistor;

30 Fig. 1B shows a cross-section of a low voltage PMOS transistor;

Fig. 2A shows a cross-section of a native NMOS transistor;

35 Fig. 2B shows a cross-section of a native PMOS transistor;

Fig. 3 shows a cross-section of a transistor with pocket implants;

Fig. 4 shows a cross-section of a transistor with merged pocket implants;

Fig. 5 is a graph of the channel doping characteristics of a typical transistor with pocket implants;

Fig. 6 is a diagram of circuitry for use in a voltage pump using transistors of the present invention;

Fig. 7 is a diagram of circuitry for use in a memory using transistors of the present invention; and

Fig. 8 is a flow diagram of a technique for making a device of the present invention.

DETAILED DESCRIPTION OF THE SPECIFIC EMBODIMENT

Fig. 1A shows a cross-section of a low voltage NMOS transistor 100. This transistor would be used in the implementation of typical logic gates on an integrated circuit. Transistor 100 has source/drain regions 105 made of n+ material and a polysilicon gate region 110. Operation of such a device is well known to those of skill in the art.

Transistor 100 includes field implants 120 adjacent to the edge of each source-drain region 105. In addition, an enhancement implant 130 is formed in a channel region 135 of the transistor. Enhancement implant 130 is located close to the surface of the substrate and is used to adjust the magnitude of the threshold voltage V_t of the transistor to be about 0.50 volts to 0.70 volts. The transistor also has a well implant 140 of p-type material to control the body doping concentration of the device. An isolation region 150 electrically isolates individual devices from one another.

Fig. 1B shows a cross-section of a low voltage PMOS transistor 160. Source/drain regions 105 are implanted or doped with p+ ions, and well implant 140 is of n-type material. As is well known to those of skill in the art, the operational physics of a PMOS transistor is the complement of that used to describe the operation of an NMOS transistor. It is understood that the principles of the present invention apply to both NMOS and PMOS type devices.

Typical enhancement transistors 100 and 160 may not be capable of handling the high voltages needed for some

applications, such as interfacing with non-volatile memory cells. When the gate voltage on gate 110 is low (i.e., zero volts), the breakdown voltage of source/drain region 105 is limited by enhancement implant 130 and well implant 140. On 5 the other hand, when the gate voltage on gate 110 is high, the breakdown voltage is limited by field implant 120. In addition, if transistors 100 and 160 are used as high voltage pass gates, the maximum amount of high voltage that can pass from drain to source is limited by the body effect due to 10 enhancement implant 130 and the doping level of well implant 140. The doping level of well implant 140 can be adjusted to control the punch-through resistance and the latch-up immunity of transistors 100 and 160. Transistors 100 and 160 may be 15 optimized by controlling the properties of well implant 140, enhancement implant 130, and field implant 120.

Fig. 2A shows a cross-section of a native NMOS transistor 200. Fig. 2B shows a cross-section of a native PMOS transistor 250. It will be recognized by one of skill in the art that the principles discussed in the present invention apply to both NMOS and PMOS transistors 200 and 250. For 20 simplicity, the term transistor will be used to apply to both NMOS and PMOS transistors. In general, the term "native transistor" refers to a transistor is not implanted with the enhancement implant. The absence of the enhancement implant 25 reduces the body effect of the transistor. This results in the native transistor having a low V_t , typically about 0 volts. The term "native translator" also refers to a low V_t transistor (e.g., V_t of about 0 volts to 0.2 volts) or a transistor with low channel doping.

30 Compared with a typical enhancement transistor 100, field implants 120 in native transistors 200 and 250 are offset from source/drain regions 105. This offset allows native transistors 200 and 250 to support a high drain 35 breakdown voltage when the gate voltage on gate region 110 is high. The amount of offset between field implant 120 and the source/drain regions 105 determines the maximum drain breakdown voltage the device can support. When the offset is very large, the gated diode breakdown voltage of the junction

approaches that of a pure junction. The reduction or elimination of enhancement implant 130 also increases the drain breakdown voltage at zero-volt bias on gate region 110.

It is desirable to provide a transistor that
5 supports high drain breakdown voltage for any bias voltage on
gate region 110. However, transistors 200 and 250 may not be
practical for this purpose when the channel length is scaled
down. This is due to the fact that transistor 200 is
10 susceptible to source and drain punch-through as the voltage
between source and drain increases. A partial solution to
this is to use a longer channel length device. However, the
use of a long channel device as technology is scaled down to
0.35 μm and beyond is costly due to the extra space required
15 for layout. Furthermore, modeling may become more difficult
since separate models need to be generated for the longer
channel devices. In addition, native devices and transistors
are available when separate V_t implant and field implant masks
are in the process flow for a technology. However, the trend
20 of using retrograded wells, with implants through the field
oxide, will not afford the separate masking steps necessary to
provide for native devices as described.

Fig. 3 illustrates a cross-section of a transistor
300 with pocket implants. Pocket implants, also known as
"halo implants," increase the punch-through voltage of a
25 transistor (native or enhancement). Pocket implants may be
formed of n-type material or p-type material. Typically, the
pocket implant is of the opposite polarity from that of
source/drain regions 105. Consequently, a PMOS transistor
30 has n-type pocket implants, while an NMOS transistor has p-
type pocket implants.

Transistor 300 is similar to native transistors 200
and 250 with the addition of two pocket implants 310. Pocket
implants 310 may be implemented through large angle
implantation. They surround the junctions of source/drain
35 regions 105. Pocket implants 310 may be of n-type material or
p-type material, depending upon whether transistor 300 is a
PMOS or NMOS transistor, respectively.

Pocket implants 310 are optimized in conjunction with lightly doped drain (LDD) processing. Pocket implants 310 act to reduce the subthreshold leakage current in the transistor since they effectively increase the potential barrier height between source/drain regions 105 and channel region 135.

sub E

Fig. 4 shows a cross-section of a high voltage transistor 400 formed by the technique of the present invention. Transistor 400 has gate region 110, and two source/drain regions 105 separated by a channel region 135. An isolation region 150 separates transistor 400 from other devices in the integrated circuit. Field implants 120 are offset from source/drain regions 105 as described above. Mask region 410 is the mask area defined for formation of well 140. Well 140, field implant 120, and enhancement region 130 (for enhancement transistors) can be formed by implanting at different energy levels, using only the mask defining mask region 140.

Transistor 400 also has two pocket implants 310 at the junctions between channel region 135 and source/drain regions 105. However, in contrast with transistor 300 of Fig. 3 which has a long channel, transistor 400 has a short channel. As the channel length of transistor 400 becomes shorter, pocket implants 310 begin to merge together. The merging of pocket implants 310 cause the threshold voltage V_t of transistor 400 to change. For some short channel lengths, as pocket implants 310 merge, V_t is increased. This effect is known as a "reverse short channel effect." This increase in V_t increases the punch-through voltage over that of a long channel device.

Fig. 5 is a graph showing the channel doping profile of transistor 400 and illustrates the reverse short channel effect. The graph plots the voltage threshold V_t against the effective length L_{eff} of channel region 135. As can be seen from the graph, at higher channel lengths, V_t is relatively constant. However, as the channel length shortens and pocket implants 310 begin to merge, V_t becomes higher for a short range before dropping off sharply. This area of higher V_t is

09606252 - 092600

due to the reverse short channel effect, and is shown in Fig. 5 as region 510.

During the implantation of pocket implants 310, the amount of lateral diffusion can be adjusted to optimize the 5 reverse short channel effect for the technology being used. In the specific embodiment, the channel length is 0.35 μm . As process technology improves, channel lengths will likely become less than 0.35 μm , such as 0.25 μm , 0.18 μm , 0.18 μm , 10 0.15 μm , 0.10 μm or even less. The principles of the present invention will be applicable in cases with shorter channel lengths. Therefore, in the specific embodiment, pocket implants 310 are optimized such that the apex in region 510 of the graph is at the 0.35 μm channel length. In technologies 15 with different channel lengths, the pocket implants may be optimized accordingly.

Due to this reverse short channel effect, a configuration of two minimum channel length transistors (such as transistor 400) in series will offer a much improved punch-through immunity over a single transistor with twice the 20 minimum channel length. This allows both low voltage transistors and high voltage native transistors to be designed with the same minimum geometry channel length for the given technology.

An example of a use for transistor 400 is in the 25 design of voltage pumps. A voltage pump should be able to pass high voltages, without high leakage current. If the leakage current is high, then the voltage pump will not be able to maintain the proper voltage, or pump efficiently to the desired voltage. Fig. 6 shows typical circuitry for use 30 in a voltage pump design. The circuitry includes two transistors 400 having the short channel length of the present invention and a capacitor 610. Transistors 400 are connected in a diode fashion and placed in series with one another. Capacitor 610 is coupled between the input to the series of 35 transistors 400 and a charging node 620. Typically, an input pulse is introduced at charging node 620. Gradually, with each succeeding pulse, a high voltage node 630 is "pumped" to a desired high voltage. Therefore, transistors 400 are

09082009.062000

subject to the stress of a high voltage at high voltage node 630, and should be able to tolerate the stress.

Another use for transistor 400 is in memory cell design. When programming a memory cell, a word line WL is selected, allowing V_{high} to pass to a memory cell element.

Leakage current is undesirable in the design of memory cells. Fig. 7 shows a diagram of a memory cell design using two transistors 400 of the present invention. Transistors 400 are connected in series between V_{high} and a memory cell element 710. Transistors 400 are commonly selected with WL. When WL is asserted, transistors 400 pass the high voltage to memory cell element 710.

Many other uses in integrated circuits for high voltage transistors may be readily envisioned by one of skill in the art. The above examples illustrate the use of two transistors 400 in series. However, any number of transistors 400 may be strung together. The above examples are given by way of example only, and not to imply any particular limitation.

Fig. 8 is a flow diagram showing a technique for fabricating transistors of the present invention. Although a specific embodiment is shown, many of the steps can be substituted or combined with other fabrication techniques that are now known or may be developed in the future without departing from the spirit and scope of the present invention.

In step 810, isolation regions 150 are formed in the substrate. One purpose of isolation regions 150 is to electrically isolate individual devices from other devices sharing the same substrate. For example, if an NMOS transistor and a PMOS transistor are adjacent to each other, an isolation region may be formed between them to isolate one transistor from the other. Conductive layers are later formed to make desired electrical connections. Isolation regions 150 may be formed, for example, by field oxidation, Shallow Trench Isolation (STI), or Local Oxidation of Silicon (LOCOS), or other techniques.

In step 815, p-type wells 140, field implants 120, and enhancement implants 130 are formed. In the specific

CONFIDENTIAL - DRAFT

embodiment, the three types of implants may be done a common p-well mask. Of course, all three implants are not necessary for all types of devices. For example, some native transistors do not have enhancement implant 130. Also, an 5 NMOS transistor in a p-type substrate may not need a p-type well. Using a single p-well mask, by varying the energy levels and dopants, any of the three elements are formed. Many different techniques may be used to do the actual 10 implantation. For example, the p-well implant may be done using retrograde well implantation.

In step 820, the previous step is repeated with an n-well mask for formation of n-type wells. An n-well mask is used in the formation of the n-type wells 140, field implants 120, and enhancement implants 130 for PMOS type devices. Well 15 140, field implant 120, and enhancement implant 130 may all be formed using the n-well mask.

After formation of the wells, a gate oxidation (not shown) is formed in step 825. The gate oxidation may be formed in one process step for a thin oxidation and two steps for a thick oxidation. After the gate oxidation is formed, in 20 step 830, a polysilicon layer is deposited and polysilicon gate region 110 is etched above the oxidation layer.

In step 835, n-type pocket implants 310 are formed 25 for the PMOS devices. Pocket implants 310 may be formed by implanting ions into the substrate using gate region 110 as a mask. The implantation is preferably done at an angle. The implantation is laterally diffused to optimize the reverse short channel effect of pocket implants 310. It is desirable 30 that the maximum V_t be provided for the channel length of the process being designed. Phosphorus, arsenic, or other n-type dopants may be used as the dopant for forming n-type pocket implants 310.

Also in step 835, the first implant of source/drain 35 regions are implanted may be completed. A light doping of p-type material is placed in the substrate using gate region 110 as a guide. This is the first step in a procedure known as "lightly doped drain" (LDD) processing. LDD processing is well-known, and the details of this procedure will be

understood by one of skill in the art. Though the specific embodiment uses LDD processing, other techniques may also be used that do not use a multi-step source/drain implanting process. In such cases, this portion of step 835 may be
5 unnecessary.

In step 840, p-type pocket implants 310 are formed for the NMOS devices. These are formed using gate region 110 as a guide and implanting pocket implants 310 with a dopant. The implantation is preferably done at an angle and laterally diffused to optimize the reverse short channel effect of the
10 transistor. The dopant may be, for example, boron. In the specific embodiment, an additional blanket boron implant (with a preferred dose in the range of 10^{11} cm^{-2}) is used to increase the channel doping of the native transistor. This provides a
15 greater margin of punch-through immunity. The impact of this blanket boron doping on the p-channel transistors can be mitigated by slightly increasing the doping concentration of the n-well in step 820. Such a technique will allow additional margin for transistor punch-through immunity. The
20 first implant for LDD processing in the n-type devices is also accomplished in this step.

In step 845, spacers (not shown) are placed next to the gate. These spacers may be used to mask off a portion of the first drain implant. Then in steps 850 and 855, the n-type and the p-type source/drain regions 105 are respectively formed with the second implant of the LDD process, using the
25 gate with the spacers of step 845 as a guide.

Finally, in step 860, the contact metal layer is formed, followed by step 865 in which the via metal layer is formed. These steps are well known to those of skill in the
30 art.

The specific embodiment described above is given as an example only. It will be recognized by one of skill in the art that many of the steps may be substituted with currently
35 available or yet to be determined techniques without departing from the scope and spirit of the present invention. The claims are intended to be limited only by the attached claims.